Part Number Hot Search : 
HIP2103 C4370 MAX4996 PE42420 21308 24AA0 40100 FN3143
Product Description
Full Text Search
 

To Download R2S15903SP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Preliminary
R2S15903SP
Sound Controller with Surround & AGC
REJ03F0159-0140 Rev.1.4 Dec 06, 2005
Description
The R2S15903SP is an optimum audio signal processor IC for TV. It has a 5ch input selector, AGC, surround/pseudo stereo, tone control(2band), output gain control and 2ch master volume. It can control all of these functions with I2C bus.
Features
* * * * * * * * * Volume: 0 to -89dB, -/ 1dB step. Each channel is independence control. 5 input selector + MUTE 2 Rec output (0/-2dB) Auto gain control (AGC level 4step) Tone control Bass: -15dB to +15dB/ 1dB step Treble: -15dB to +15dB/ 1dB step Surround / Pseudo stereo Mode selector: Bypass/ Tone / Tone & Pseudo Stereo or Surround Output gain control: 0dB/ +4.5dB I2C-BUS control
Recommended Operating Condition
Supply voltage: VCC = 9.0V(typ)
Application
TV, Mini Stereo, etc.
System Configuration
REC L1 REC L2 (IN L4) (IN L5) VCC=9V
R2S15903SP
Volume L
Mode selector
IN L1 IN L2 IN L3
AGC Tone Control (Bass / Treble)
Volume R
LOUT
Pseudo Stereo and Surround Output Gain Control Mode Selector
IN R1 IN R2 IN R3
ROUT
Output Gain Control
I C-BUS I/F
REC R1 REC R2 (IN R4) (IN R5) SCL SDA
2
Rev.1.4 Dec 06, 2005 page 1 of 11
R2S15903SP
Preliminary
Block Diagram and Pin Configuration
REFIN 1 INL1 INL2 INL3 2 3
+ Input Selector
REF
32 VCC
Input Selector
31 INR1 30 INR2
0/-2dB
0/-2dB
4
29 INR3 28 27 AGC RECR1 (INR4) RECR2 (INR5)
RECL1 5 (INL4) RECL2 6 (INL5) CAGC1 7 AGCLOUT 8
Lch Volume 0~-89dB,- Rch Volume 0~-89dB,-
26 CAGC2 25 AGCROUT 24 VOLINR 23 TRER
VOLINL
9
TREL 10
Tone Control Bass/ Treble
BASSL2 11 BASSL2 12 LOUT 13 PSEUDO 14 Rext 15
Pseudo Stereo and Surround
Tone Control Bass/ Treble
22 BASSR2 21 BASSR2 20 ROUT
Mode Selector Output Gain Control
Mode Selector
Output Gain Control
+ -
De-pop
+ -
19 GND 18 SCL
I 2 C-BUS I/F
Cext 16
17 SDA
Rev.1.4 Dec 06, 2005 page 2 of 11
R2S15903SP
Preliminary
Application Example
VCC=9V
1F
+
1 2 3 4 5 6 7 8
1F
+ -
REF
32
Input Selector
INL1
1F
+ + + +
31 30
+ +
1F
INR1 INR2 INR3 RECR1 (INR4) RECR2 (INR5)
33F
1F
INL2
1F
Input Selector
0/-2dB 0/-2dB
INL3 RECL1 (INL4) RECL2 (INL5)
1F
29 28 27 AGC 26 25
Lch Volume 0~-89dB,- Rch Volume 0~-89dB,-
+ + +
1F
4.7F
4.7F
4.7F
+ +
4.7F
+
1M
2.2F
+
+
2.2F
9
8200pF
24
8200pF
10
0.068F 8.2k 0.068F
Tone Control Bass/ Treble
23
Pseudo Stereo and Surround
Tone Control Bass/ Treble
11 12
22 21 20
0.068F 8.2k 0.068F
LOUT
47k
+
-
4.7F
13 14
Output Gain Control
Mode Selector
Mode Selector
+
4.7F 47k
ROUT
+
+-
Output Gain Control
19
SCL
0.015F
15
10k
De-pop
18
I C-BUS I/F
2
SDA
MCU
16
0.22F
17
Rev.1.4 Dec 06, 2005 page 3 of 11
R2S15903SP
Preliminary
Absolute Maximum Ratings
Parameter Power supply Power dissipation Thermal derating Operating temperature Storage temperature Symbol VCC Pd K Topr Tstg Ratings 10 1.0 10.0 -20 to +75 -40 to +125 Unit V W mW/C C C Ta25C Ta>25C (Circuit board installation) Condition
THERMAL DERATINGS (MAXIMUM RATING) 1.25
POWER DISSIPATION pd (W)
1.0
0.75
0.5
0.25
0 0 25 50 75 100 125 AMBIENT TEMPERATURE Ta (C)
Rev.1.4 Dec 06, 2005 page 4 of 11
R2S15903SP
Preliminary
Electrical Characteristics
(VCC=9V, Ta=25C, Vi=100mVrms, f=1kHz, Bypass, AGC: off, Rg=0, RL=47k, unless otherwise noted) General Characteristics
Parameter Operational power supply Supply current Reference voltage Input impedance Maximum input voltage Maximum output voltage Rec output gain Output gain Volume maximum Volume minimum Channel balance Total harmonic distortion Input selector cross talk Channel separation Output noise 1 Symbol VCC ICC Vref RIN VIM VOM Gvrec Gvout VOLmax VOLmin CBAL THD CT CS Vno1 Min 8.0 -- 4.0 17 2.8 -- -- -- -2 -- -1.5 -- -- -- -- Limits Typ 9.0 25 4.5 25 3.0 2.5 0/ -2.0 4.5 0 -85 0 -- -- -- -90 (31.6) -103 (7) Max 9.7 35 5.0 33 -- -- -- -- +2 -70 1.5 0.5 -70 -70 -85 (56.2) -97 (14) Unit V mA V k Vrms Vrms dB dB dB dB dB % dB dB dBV (Vrms) dBV (Vrms) No signal No signal VOL=-20dB, THD=3% VOL=0dB, THD=1% Rec out (0/ -2dB) Output gain=4.5dB VOL=0dB VOL=Mute, Vin=1Vrms, IHF-A VOL=0dB 400Hz to 30kHz BPF Vo=0.5Vrms Vin=1Vrms, IHF-A Vin=1Vrms, IHF-A, VOL=0dB,Output gain=0dB Tone=0dB,Surround ON, AGC: OFF, IHF-A VOL=Mute, Output gain=0dB Bypass, AGC: OFF, IHF-A Condition
Output noise 2
Vno2
--
Tone Control
Limits Parameter Tone control voltage gain (Boost/Bass) Tone control voltage gain (Cut/Bass) Tone control voltage gain (Flat/Bass) Tone control voltage gain (Boost/Treble) Tone control voltage gain (Cut/Treble) Tone control voltage gain (Flat/Treble) Symbol G (Bass) B G (Bass) C G (Bass) F G (Treble) B G (Treble) C G (Treble) F Min +12.5 -17.5 -2 +12.5 -17.5 -2 Typ +15 -15 0 +15 -15 0 Max +17.5 -12.5 +2 +17.5 -12.5 +2 Unit dB dB dB dB dB dB Condition f = 100Hz Bass= + 15dB f = 100Hz Bass = -15dB f = 100Hz Bass = 0dB f = 10kHz Tre = +15dB f = 10kHz Tre = -15dB f = 100Hz Tre = 0dB
Rev.1.4 Dec 06, 2005 page 5 of 11
R2S15903SP AGC
Limits Parameter AGC Boost AGC FLAT1 AGC FLAT2 AGC FLAT3 AGC FLAT4 AGC CUT Symbol AGCBST AGCFLT1 AGCFLT2 AGCFLT3 AGCFLT4 AGCCUT Min 1.5 -2.5 -2.5 -2.5 -2.5 -14 Typ 3.5 0.0 0.0 0.0 0.0 -10 Max 5.5 2.5 2.5 2.5 2.5 -6.0 Unit dB dB dB dB dB dB
Preliminary
Condition AGC level = 300mVrms Vin = 50mVrms, f = 1kHz AGC level = 300mVrms Vin = 300mVrms, f = 1kHz AGC level = 400mVrms Vin = 400mVrms, f = 1kHz AGC level = 500mVrms Vin = 500mVrms, f = 1kHz AGC level = 600mVrms Vin = 600mVrms, f = 1kHz AGC level = 300mVrms Vin = 2Vrms, f = 1kHz
I C BUS Interface
Limits Parameter Low level input voltage High level input voltage Maximum clock frequency Symbol VIL VIH fSCL Min 0 3 Typ -- -- Max 1.5 5 100 Unit V V kHz VCC=9V VCC=9V Condition
2
Rev.1.4 Dec 06, 2005 page 6 of 11
R2S15903SP
Preliminary
Function Description
1. Tone Control Circuit
<1> Bass Circuit
IN
Boost
R3
+ R2
OUT
fo =
1 2 R1(R2+R3 C1C2 1 C1+C2 C1C2R2 R1 R2+R3 +2 R1 R3 +2 R1
( Hz)
Q~ =
(R3=0)
C1 R1
C2
Gv = 20 log
(dB)
(C1=C2)
Cut
IN
+ -
OUT R2 R3
fo =
2
1 R1(R2+R3 C1C2 C1C2R2 R1 R3 +2 R1 R2+R3 +2 R1
(Hz)
Q~ =
1 C1+C2
(R3=0) (C1=C2) (dB)
C1 R1
C2
Gv = 20 log
<2> Treble Circuit
IN
Boost
+ R1 R2
OUT
Gv = 20 log C
R1+R2 R1
(dB)
IN
Cut
+ -
OUT R2 R1
Gv = 20 log C
R1 R1+R2
(dB)
Rev.1.4 Dec 06, 2005 page 7 of 11
R2S15903SP
Preliminary
I2C Bus Format
MSB LSB MSB LSB MSB LSB
S 1 bit
Slave Address 8bit
A 1 bit
Sub Address 8bit
A 1 bit
Data 8bit
A 1 bit
P 1bit
S: Starting Term A: Acknowledge Bit P: Stop Term If more than one Data Byte is transmitted, then the significant SUB ADDRESS bits are auto incremented. 00H 01H 02H 03H 04H 05H 00H
1. Slave Address
MSB LSB
1
0
0
0
0
0
1
R/W B
R/W B = 0: Write mode for register setting R/W B = 1: Not available
2. Sub Address Table
Sub address 00H 01H 02H 03H 04H 05H AGC/ Bypass BIT D7 D6 D5 Lch VOL Rch VOL Input selector Bass Treble AGC level AGC mode 0 Rec output D4 D3 D2 D1 Lch VOL Rch VOL Output Lch mute gain Surround level Rec gain 0 D0
Rch mute
Mode selector 0 0 0 0
3. Data Table <1> Master Volume Control (Sub Address: 00H, 01H)
VOL ATT (dB) 0 -10 -20 -30 -40 -50 -60 -70 -80 VOL D7 0 0 0 0 0 0 0 0 1 D6 0 0 0 0 1 1 1 1 0 D5 0 0 1 1 0 0 1 1 0 D4 0 1 0 1 0 1 0 1 0 VOL ATT (dB) 0 -1 -2 -3 -4 -5 -6 -7 -8 -9 VOL D3 0 0 0 0 0 0 0 0 1 1 D2 0 0 0 0 1 1 1 1 0 0 D1 0 0 1 1 0 0 1 1 0 0 D0 0 1 0 1 0 1 0 1 0 1
Rev.1.4 Dec 06, 2005 page 8 of 11
R2S15903SP Example: If the volume of the Lch is set to -28dB, the Data byte is transmitted as follows:
Sub address 00H BIT D7 0 D6 0 D5 1 D4 0 D3 1 D2 0 D1 0
Preliminary
D0 0
<2> Input Selector (Sub Address: 02H)
Input All OFF IN1 IN2 IN3 IN4 IN5 D7 0 0 0 0 1 1 Input selector D6 0 0 1 1 0 0 D5 0 1 0 1 0 1 REC1 D4 A A A A 1 A REC2 D3 A A A A A 1
If A=0 means REC1 or REC2 output ON, then A=1 means REC1 or REC2 output OFF.
<3> Output Gain (Sub Address: 02H)
Gain 0dB +4.5dB Output gain D2 0 1
<4> Mute Function (Sub Address: 02H)
Mute Mute ON Mute OFF Lch D1 0 1 Rch D0 0 1
<5> Surround Mode (Sub Address: 03H)
Surround level Low level High level Surround level D2 0 1
<6> Mode Selector (Sub Address: 03H)
Mode Bypass Tone Tone & Pseudo stereo Tone & Surround Mode selector D1 D0 0 0 1 1 0 1 0 1
Rev.1.4 Dec 06, 2005 page 9 of 11
R2S15903SP <7> Tone Control (Sub Address: 03H Bass, 04H Treble)
Gain (dB) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 A Bass/ Treble D7 D6 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 D5 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 D4 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
Preliminary
D3 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
15 1 1 If A=0 means Tone control gain CUT(-), then A=1 means Tone control gain BOOST(+).
<8> AGC/ Bypass (Sub Address: 05H)
Mode Bypass AGC Mode selector D7 0 1
<9> AGC Level (Sub Address: 05H)
AGC level 300mVrms 400mVrms 500mVrms 600mVrms AGC level D6 0 0 1 1 D5 0 1 0 1
<10> AGC Mode (Sub Address: 05H)
AGC mode Limitation* Always** AGC mode D4 0 1
*: When input level is more than 10mVrms, AGC circuit works. **: Regardless of input level, AGC circuit always works.
<11> REC Gain (Sub Address: 04H)
Gain 0dB -2dB Rec gain D2 0 1
Rev.1.4 Dec 06, 2005 page 10 of 11
R2S15903SP
Preliminary
Note
1. When power supply is turned on * Please do not transmit I2C data during 370ms when you turn on the power supply. ( Cext(16pin)=0.22F , Rext(15-16pin)=10k )
V VCC(9V) VCC(5V)
power supply
Waiting interval more than 370ms
Transmitting I 2 C data
t
2. When mode is changed * Please do not transmit I2C data during 370ms when you change the mode selector. ( Cext(16pin)=0.22F , Rext(15-16pin)=10k )
(EX .1) Bypass
Tone
Waiting interval more than 370ms AP Data Slave Sub03H S Address A Address A XXXXXX01 AP
Data Slave Sub 03H S Address A Address A XXXXXX00
(EX .2) Surround L Surround H Data Slave Sub 03H S Address A Address A XXXXX011
Waiting interval more than 370ms AP Data Slave Sub 03H S Address A Address A XXXXX111 AP
* When the TONE Bass gain is changed, waiting interval is unnecessary.
(EX .3) TONE Bass 1dB 2dB Data Slave Sub 03H S Address A Address A 10001001 No Waiting interval AP Data Slave Sub 03H S Address A Address A 10010001 AP
Rev.1.4 Dec 06, 2005 page 11 of 11
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
http://www.renesas.com
Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510
(c) 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .5.0


▲Up To Search▲   

 
Price & Availability of R2S15903SP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X